

SSC8L62GS3

N-Channel Enhancement Mode MOSFET

> Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	I _D
60V	60V ±20V	9.2mΩ@10V	59A
		12.5mΩ@4V5	39A

Description

This device is N-Channel enhancement MOSFET.

Uses SGT technology and design to provide excellent

RDSON with low gate charge. This device is suitable
for use in DC-DC conversion, power switch and
charging circuit.

100% UIS + ΔVDS + Rg Tested!


Applications

- Motor Drive Control
- DCDC Conversion
- Power Supplies
- Synchronous Rectification


Ordering Information

Device	Package Shippir	
SSC8L62GS3	SOT-89-3L	1000/Reel


Pin Configuration



SOT-89-3L (Top View)



Pin Configuration



Marking

(YW: Internal Traceability Code)



➤ Absolute Maximum Ratings (T_A =25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit	
V _{DSS}	Drain-to-Source Voltage		60	V
V _{GSS}	Gate-to-Source Volta	Gate-to-Source Voltage		V
1-	Continuos Daria Comment d	Tc=25℃	59	^
l _D	Continuous Drain Current d	Tc=100°C	32	Α
1	Continuous Dusin Comment 3	T _A =25℃	17	۸
I _{DSM}	Continuous Drain Current ^a	T _A =70°C	12	Α
I _{DM}	Pulsed Drain Current ^b		236	Α
Б.	Power Dissipation °	T _C =25℃	52	10/
P _D		T _C =100℃	21	W
	Power Dissipation ^a	T _A =25℃	4.6	10/
P _{DSM}		T _A =70°C	3	W
las	Avalanche Current ^b L=0.5mH Single Pulse		18	А
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		81	mJ
TJ	Operation junction temperature		-55~150	°C
T _{STG}	Storage temperature range		-55~150	${\mathbb C}$

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a	27	°C/W
R _{θJC}	Junction-to-Case Thermal Resistance	2.4	C/ VV

Note:

- a. The value of R_{BJA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with T_A=25°C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.

SSC-V1.2 www.sscsemi.com Analog Future







\succ Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60			٧	
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1	1.8	2.5	V	
Davis Course On Bosistanes	R _{DS(on)}	V _{GS} = 10V, I _D = 10A		9.2	12	0	
Drain-Source On-Resistance		V _{GS} = 4.5V, I _D = 5A		12.5	18	mΩ	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V			1	μΑ	
Gate-Source Leak Current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V			±100	nA	
Transconductance	GFS	V _{DS} = 5V, I _D = 10A		30		S	
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = 5A		0.8	1.3	V	
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		1.4		Ω	
Input Capacitance	Ciss	\(- 20\(\) - 0\(\)		940		pF	
Output Capacitance	Coss	$V_{DS} = 30V, V_{GS} = 0V,$		350			
Reverse Transfer Capacitance	Crss	f = 1MHz		24			
Total Gate Charge	Q _G	101/11/ 001/		16			
Gate to Source Charge	Q _G s	$V_{GS} = 10V, V_{DS} = 30V,$		4.4		nC	
Gate to Drain Charge	Q _{GD}	I _D = 10A		2.5			
Turn-on Delay Time	T _{D(ON)}			8			
Rise Time	Tr	$V_{GS} = 10V, V_{DS} = 30V,$		4			
Turn-off Delay Time	T _{D(OFF)}	$R_L = 1.5\Omega$, $R_G = 3\Omega$		18		ns	
Fall Time	T _f			4.1			
Diode Recovery Time	Trr	I _F =20A, di/dt=100A/us		24		ns	
Diode Recovery Charge	Qrr	I _F =20A, di/dt=100A/us		54		nC	




➤ Typical Performance Characteristics (T_A=25°C unless otherwise noted)







Output Characteristics




Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



On-Resistance vs. Gate-to-Source Voltage




On-Resistance vs. Junction Temperature

Gate-Source Voltage vs. Gate charge

4 / 7







Safe Operating Area vs. Junction-to-Ambient



Package Information

Mechanical Data






TOP VIEW

SIDE VIEW

DIM	Millimeters			
	Min.	Тур.	Max.	
Α	1.40	-	1.60	
b	0.32	-	0.52	
b1	0.40	-	0.58	
С	0.35	-	0.44	
D	4.40	-	4.60	
D1		1.55 REF.		
E	2.30	-	2.60	
E1	3.94	-	4.25	
е		1.50		
e1		3.00		
L	0.90	-	1.20	

• Recommended Pad outline (Unit: mm)





DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.